COMPENSATION OF OFFSET DRIFT WITH TEMPERATURE FOR OPERATIONAL AMPLIFIERS

Technical Field of the Invention

This invention relates to operational amplifiers and circuits that use them, and more particularly relates to a method and apparatus for compensating for offset and the drift of input offset with temperature.

Background of the Invention

Operational amplifiers, or, "op-amps," are well-known circuits used in a variety of applications. For example, operational amplifiers are used as active filters, oscillators, voltage and current amplifiers, integrators and differentiators, analog-to-digital converters ("ADCs") and digital-to-analog converters ("DAC's"), to name a few. Desirable characteristics of op-amps include high open loop gain, high input impedance, low output impedance low offset and low offset drift.

However, one problem op-amps suffer is called "offset error." This effect occurs because of the inherent lack of precision in the matching of the op-amp's components, including the two differential input transistors. Ideally, the op-amp has a zero output voltage for zero input voltage. But, when the op-amp's input transistors are unmatched, the op-amp may have a non-zero output voltage for zero input, which is the offset error. The voltage applied to the differential input that makes the output voltage zero is called the "input offset voltage." This offset error can have an adverse effect in any circuit in which the op-amp is used, if compensation is not provided for it.

In precision applications, it is necessary for the offset error to be minimized, and numerous approaches to that problem have been proposed and implemented. However, even after compensating for the offset error, the factors giving rise to it can vary with varying temperature, giving rise to a

25

5

10

15

variation in the offset error with temperature, called "offset drift." This offset drift can make compensation for offset error that is static with respect to temperature inadequate in precision applications.

Approaches to compensate for offset drift have therefore been proposed. One approach is disclosed in U.S. Patent No. 6,396,339, which issued to Karl H. Jacobs on May 28, 2002, and was assigned to Texas Instruments Incorporated. In the technique disclosed therein, input offset voltage is compensated by balancing the operational amplifier over the operating temperature range after the device has been initially trimmed. Their operational amplifier employs a lower input offset voltage, which remains low over the operating temperature range without a separate temperature compensation circuit. They provide a separate trim device for each current path of the circuit to maintain symmetry. Thus, the current paths of the differential circuit have the same leakage current upon temperature excursions. Ideally, the leakage current will occur in both current paths of the differential circuit and maintain circuit balance.

Another example is disclosed in U.S. Patent No. 4,490,713, which issued to Andrij Mrozowski et al. on December 25, 1984, and was assigned to Burr-Brown Inc. In the technique disclosed therein, a solution to offset drift is described in the context of an ADC having offset drift, a portion of which may be contributed by an operational amplifier therein. They employ a differential temperature sensor that generates a temperature-dependent voltage, Vt. During calibration at ambient temperature, that voltage is applied to the ADC input to obtain a sixteen-bit digital representation of Vt, which is stored. Then, in use, after an analog sample is converted the differential temperature sensor is applied to the input again, to obtain another sixteen-bit digital representation of Vt for whatever the present temperature is. The difference between the two values is used to do a look-up in a gain and offset drift storage register, which is preprogrammed to contain the amount of gain and offset drift that occurs as a function of temperature change. The sixteen-bit

30

25

5

10

15

digital representation of the analog sample is compensated by that amount to obtain the final digital value for the analog sample.

It is therefore desirable to have an op-amp including compensation for offset drift that is effective over an intended temperature range, while at the same time offering a minimal performance penalty for the op-amp.

Summary of the Invention

In accordance with the present invention there is provided a method and apparatus for compensating for offset and drift of offset in an amplifier circuit having metal oxide semiconductor transistors in an input stage thereof and including a node responsive to a bias to change the offset of the amplifier circuit. In one embodiment, an offset digital-to-analog converter provides a first programmable bias corresponding to an offset of the amplifier circuit. A drift digital-to-analog converter provides a second programmable bias corresponding to a drift of the offset of the amplifier circuit. The first programmable bias and the second programmable bias are combined and coupled to the node. In another embodiment, a first programmable offset/drift generator is provided, capable of sourcing a first bias to the amplifier node compensating for a first portion of the offset and a first portion of the drift of the offset of the amplifier circuit. A second programmable offset/drift generator is provided, capable of sourcing a second bias to the amplifier node compensating for a second portion of the offset and a second portion of the drift of the offset of the amplifier circuit, wherein the rate of drift compensation with temperature of the second bias is different from the rate of compensation of the second bias. By suitable programming of the first and second programmable offset/drift generators the compensation of the offset and the offset of the drift of the amplifier circuit may be optimized.

These and other features of the invention will be apparent to those skilled in the art from the following detailed description of the invention, taken together with the accompanying drawings.

25

5

10

15

Brief Description of the Drawings

- Fig. 1 is a diagram of an operational amplifier having offset compensation.
- Fig. 2 is a diagram of a pertinent portion of the operational amplifier of Figure 1.
 - Fig. 3 is a diagram of the offset DAC of Figure 1.
 - Fig. **4** is a diagram of an operational amplifier having offset compensation and offset drift compensation.
 - Fig. 5 is a diagram of the drift DAC of Figure 4.
- Fig. **6** is a diagram of a pertinent portion of the operational amplifier of Figure **4**.
 - Fig. 7 is a flow chart for a method in accordance with the invention.

Detailed Description of the Preferred Embodiment

The numerous innovative teachings of the present invention will be described with particular reference to the presently preferred exemplary embodiments. However, it should be understood that this class of embodiments provides only a few examples of the many advantageous uses and innovative teachings herein. In general, statements made in the specification of the present application do not necessarily delimit the invention, as set forth in different aspects in the various claims appended hereto. Moreover, some statements may apply to some inventive aspects, but not to others.

An effective approach to offset compensation is shown in Figure 1. In this, a conventional Op-Amp 1 is configured as an amplifier to amplify an input voltage Vin to generate an output voltage Vout, with resistors R_1 and R_2 determining the overall gain of the circuit by the well-known formula:

$$gain = \frac{Vout}{Vin} = \frac{(R1 + R2)}{R1}.$$

To compensate for offset error, a programmable offset DAC **2** is provided, that provides a programmable differential offset current bias, comprising positive component *ioffset+* and negative component *ioffset-*. These are programmably adjustable by the application of a digital adjustment value *b*<7:0>. By varying the value of *b*, which may be done under control of a program running on a microprocessor, for example, the magnitude of the differential offset current bias can be correspondingly varied.

The type of compensation shown in Figure 1 is known to be effective for op-amps using bipolar technology. For bi-polar process technology, it is well known that correcting the offset error can at the same time correct for the offset drift. See, for example, <u>Analysis and Design of Analog Integrated Circuits</u>, by Paul R. Gray and Robert G. Meyer, John Wiley & Sons, Inc., © 1993, pp. 250-256, 445-458 (esp. pp. 447-453) and 466-470. To cancel

25

5

10

15

offset and drift at the same time for a bipolar op-amp, a programmable current as described in the above-mentioned '713 patent can be added to the differential amplifier output branches, and this programmable current can be mirrored from the bias current source that provides the tail current of the differential stage. This scheme provides similar drift properties between the differential amplifier currents and the error correcting (programmable) current, so that offset and drift are canceled simultaneously.

On the other hand, for op-amps using CMOS input stages, it is also well known that providing offset compensation does not provide the drift compensation that occurs in op-amps having bipolar input stages. This is due to the threshold voltage, Vt, mismatch that is common between the input stage CMOS transistors. Thus, the compensation approach shown in Figure 1 will only cancel offset error for op-amps using a CMOS input stage. However, CMOS input stages are very desirable because they require essentially zero input current. Therefore, a new approach is desirable for canceling the offset error and the offset drift if op-amps having CMOS input stages.

As mentioned above, a differential offset current bias can be provided to an op-amp in a manner intended to compensate for offset error. This can be better understood by reference to Figure 2, which shows a pertinent portion of op-amp 1, specifically, an input portion. A conventional bias generator circuit 3 generates voltage biases and, through PMOS devices P2, P3, P4 and P5, communicates those voltage biases to PMOS devices P6, P7, P8, P9, P10 and P11, in a conventional current source circuit 4, which, in response to the biases so provided, provides current sources for a conventional folded cascode amplifier circuit 5. Folded cascode amplifier portion 5 has two parts, a differential input amplifier portion comprising NMOS devices N1 and N2 and PMOS devices P12 and P13, and a high swing current amplifier circuit comprising NMOS devices N3, N4, N5 and N6, providing an output *Vfcout* to the next stage in the op-amp 1.

5

10

15

20

The differential offset current biases, *ioffset+* and *ioffset-* are provided at the sources of devices **N5** and **N6**, respectively, as shown. The output *Vfcout* is also taken at the source of device **N6**. These biases compensate for offset error that would otherwise appear in *Vfcout*, and would be propagated to the op-amp output *Vout*.

5

10

15

20

25

Figure 3 is a circuit diagram of the offset DAC 2 of Figure 2. The offset DAC 2 is comprised of eight cells, all of the same construction. Exemplary cell 6 is made of PMOS devices P14 and P15, connected in series, as shown, with the source of device P14 being connected to the power supply VDD and the drain of device P14 being connected to the source of device P15, and with the gate of device P14 receiving a voltage bias signal Vbias1, and the gate of device P15 receiving a voltage bias signal Vbias2. The drain of device P15 is connected to the source of device P16 and the source of device **P17.** The gate of device **P16** receives the fourth bit of b < 7:0 >, i.e., b < 3 >, while gate of device P17 receives the inverse of the fourth bit of b < 7:0 >, being inverted by inverter 7. The drain of device P16 provides an output current ioutb, while the drain of device P17 provides an output current iout. The bias voltages Vbias1 and Vbias2 are fixed, stable biases, and control the amount of cell current provided to devices P16 and P17. Depending on whether the value of b<3> is a "0" or a "1," the cell current is either provided as *iout* or ioutb, respectively.

As mentioned above, the eight cells of offset DAC **2** are all of the same construction. All of their output currents *iout* are summed, as are all of their output currents *ioutb*, to generate output currents *IOUT* and *IOUTB*, respectively, which are the same currents, *ioffset+* and *ioffset-*, respectively, provided to Op-Amp 1. Each cell receives voltage bias signals *Vbias1* and *Vbias2*, as described above in connection with cell **6**. However, each cell receives a different bit of b < 7:0>, with the first cell receiving bit b < 0>, the second cell receiving bit b < 1>, the third cell receiving bit b < 2>, etc. In

addition, the sizes of the devices corresponding to devices **P16** and **P17** in cell **6** are scaled so as to provide a different amount of cell current, one cell compared to the next. For example, the devices may be scaled so that the second cell provides twice the amount of cell current as the first cell, the third cell provides twice the amount of cell current as the second cell, etc., in binary fashion. Assuming that bit b < 0 > is the least significant bit (LSB) of b and bit b < 7 > is the most significant bit (MSB) of b, given such scaling the output currents, the output currents *IOUT* and *IOUTB* can be controlled in binary fashion simply by setting the programmable value b to the appropriate value. By selecting b to be a two's complement value, the mid-point of the range of output currents *IOUT* and *IOUTB* can be made to correspond to a value of b of "0."

5

10

15

20

25

By selecting *Vbias1* and *Vbias2* to provide a total cell current, for a two's complement value of b=0, at approximately the anticipated output currents *IOUT* and *IOUTB* to compensate an op-am such as op-amp 1 (Figures 1 and 2) for offset error, the actual offset error for a specific Op-Amp can be significantly reduced by "fine tuning" the output currents *IOUT* and *IOUTB* by selection of the appropriate value of b for that op-amp. Note that while having a binary scaling of current, one cell to the next, and having b as a two's complement value are advantageous expedients, other scaling schemes and other valuing schemes for b are possible.

The offset DAC 2 of Figure 3 may use the bias generator 3 (Figure 2) of op-amp 100 to set its bias voltages *Vbias1* and *Vbias2*. Note also that the particular implementation of the offset DAC 2 is exemplary only. Other implementations may be used, for example using binary/unary/segmented, push/pull/push-pull configurations, and still be within the scope of the invention.

However, even with the provision of an offset DAC as described above in conjunction with Figures 1, 2 and 3, the offset compensation so provided is

subject to drift with temperature. Therefore, even though a value of *b* may be selected to provide greatly reduced offset error at a particular temperature, if the device is operated at a different temperature, the offset error will likely increase because of offset drift.

5

To compensate for such offset drift, a programmable drift DAC 101 is provided, as shown in Figure 4. The drift DAC 101 provides a programmable differential drift current bias, comprising positive component *IOUTd* and negative component *IOUTBd*. These are programmably adjustable by the application of a digital adjustment value a<7:0>. By varying the value of a, which may be done under control of a program running on a microprocessor, for example, the magnitude of the differential drift current bias can be correspondingly varied. The currents *IOUTd* and *IOUTBd*, respectively, from drift DAC 101 are added to the currents *IOUT* and *IOUTB*, respectively, from offset DAC 2, to yield the compensating currents *ioffsetd*+ and *ioffsetd*- that are applied to op-amp 100 in a manner similar to that in which *ioffset*+ and *ioffset*- are applied to Op-Amp 1 of Figure 1.

15

20

25

10

In addition, when the drift compensated compensating currents ioffsetd+ and ioffsetd— are selected for optimum drift compensation and applied to Op-Amp 100 as described below, a residual offset may remain in the output of Op-Amp 100. In order to compensate for this residual offset, a further offset compensation is provided, as shown in Figure 4, by dividing resistor R_1 into resistors R_3 and R_4 , and connecting a conventional, programmable current source 102 providing current loff to the node connecting resistors R_3 and R_4 . The current source needs to provide temperature independent offset. Such a programmable current providing temperature independent offset can be obtained by a circuit similar to the circuit shown in Figure 5. The temperature drift of resistor R_5 in Figure 5 is cancelled when current is applied as shown in Figure 4 to similar type resistors R_2 , R_3 , R_4 . The current can be mirrored and used as push-pull

fashion also, and can be designed to have binary/unary segmentation. This type of residual offset correction scheme requires drift-matched resistors to be on-chip. Since the residual offset correction will be temperature independent, this programmable current source may be used to replace the offset-DAC shown in Figure 4.

5

10

15

20

25

Drift DAC **101** is shown in detail in Figure **5**. In the right of the figure can be seen eight cells. These eight cells are of the same construction as the eight cells shown in Figure **3**, and their operation is the same. Therefore, description of their construction and operation is not repeated in detail here, in the interest of brevity and clarity. However, instead of receiving voltage bias signal *Vbias1* and *Vbias2*, each of the cells in drift DAC **101** receives voltage bias signals *Vbias2* and *Vbias3*, respectively, as shown. Voltage *Vbias2* is applied externally, while voltage *Vbias3* is generated internally, as will now be described. The voltages generated by the cells are called *ioutd* and *ioutbd*. When combined, they form the drift compensating currents *IOUTd* and *IOUTBd*, respectively.

Drift DAC 101 includes two op-amps 201 and 202. Op-amp 202 is optional. The inverting input of op-amp 201 receives a further stable voltage bias *Vosd*, while its non-inverting input is connected to a first end of a resistor R₅. The output of op-amp 201 is connected to the gate of a PMOS device P18 having its source connected to the power supply VDD. The drain of device P18 is connected to the source of a PMOS device P19, which has its gate connected to receive voltage *Vbias2* and its drain connected to the first end of resistor R₅. The non-inverting input of op-amp 202 receives a still further stable voltage bias *Vos*, while its inverting input is connected to its output and to the second end of resistor R₅.

Note that on a data converter utilizing a drifting main op-amp, matched resistors are available to do the residual offset cancellation shown in Figure 4 (R_2 , R_3 , R_4) and Figure 5 (R_5). However, on a stand-alone op-amp, some of

these resistors will be external, and they will not necessarily match with the internal resistors or with each other. In other words, the need for external resistors with good matching properties will increase system cost. This complicates the offset cancellation at all temperatures for a stand-alone opamp. To simplify simultaneous offset and drift cancellation of such standalone op-amps, one exemplary embodiment of the present invention includes a combination configuration, where two DACs source currents to the main opamp to cancel offset and drift at the same time.

5

10

15

20

25

In this arrangement, the roles of the offset DAC and drift DAC are shared by each DAC 2 and 101. The arrangement shown in Figure 4 is used and both DACs 2 and 101 use the architecture described in Figure 5. The programmable current source 102 correcting for the residual offset error in Figure 4 is no longer needed, but it could still be used for fine tuning.

This arrangement drives a stable current across resistor $\mathbf{R_5}$ of Figure 5. Resistor $\mathbf{R_5}$ is constructed of a suitable material having a resistance that varies with temperature in a known way. The basis for selecting the resistance value R5 for resistor $\mathbf{R_5}$ is as follows. In general, for a resistor $\mathbf{R_n}$ having a resistance Rn and having a drift coefficient DRIFTn, in parts per million per degree Celsius (ppm/°C), the dependence of Rn on temperature T in degrees Celsius, relative to a reference temperature of 25°C, can be expressed as:

$$Rn(T)=Rn(25)+Rn \cdot DRIFTn \cdot (T-25)$$
 Eq.(1)

In general, for a typical CMOS process, DRIFTn for polysilicon resistors may be approximately 800 ppm/ $^{\circ}$ C, and for metal resistors may be 3000 ppm/ $^{\circ}$ C. Thus, a current In through resistor R_n due to a voltage V across it, may be expressed as:

$$ln(T) = V/Rn(T) = (V/Rn(25)) \cdot (1/(1+DRIFTn \cdot (T-25)))$$
 Eq.(2)

This equation may be linearized using a Taylor expansion around T=25°C. If only the first two terms of the Taylor series are kept, the approximate temperature dependence of Iref becomes:

$$ln(T) = C1 \cdot (1 + A1 \cdot (T - 25))$$
 Eq.(3)

where C1 and A1 are Taylor series coefficients depending on V, Rn(25) and DRIFTn. Specifically, C1 = V/Rn(25), and A1 = -DRIFTn/(676•C1).

5

10

20

25

Referring now to Figure **5**, and applying the above principles, the current IOUTd from drift DAC **101** can be expressed as:

$$IOUTd(T) = a \cdot C1 \cdot (1 + A1 \cdot ((T-25)),$$
 Eq.(4)

where a is the digital code applied to drift DAC **101**. Referring back now to Figure **4**, assuming that the offset DAC **2** uses the architecture shown in Figure **5**, and again based on resistor **R**₅ having a resistance R5 and having a drift coefficient DRIFT5, IOUT from offset DAC **101** can be expressed in ppm/°C by Taylor series expansion as:

15
$$IOUT(T) = b \cdot C2 \cdot (1 + A2 \cdot ((T-25))),$$
 Eq.(5)

where b is the digital code applied to offset DAC **2**, and where C2 and A2 are Taylor series coefficients depending on V, R5'(25) and DRIFT5', where R5' and DRIFT5' are the resistance value and drift coefficient of the counterpart resistor $\mathbf{R_5}'$ (not shown) in offset DAC **2** to resistor $\mathbf{R_5}$ in drift DAC **101**. Specifically, C2 = V/R5'(25), and A2 = -DRIFT5'/(676•C2).

Now, applying these principles, to correct for the offset error M at T=25°C, one must apply:

$$b = (a \cdot C1 + M)/C2$$
 Eq.(6)

is applied to Drift DAC **101**. Therefore, an offset error M of Op-Amp **100** may be corrected provided there is a code "b" satisfying Equation (6) for any value "a". Substituting Equation (6) into Equation (5) and subtracting IOUTd from IOUT yields:

$$IOUTd-IOUT = ((a \cdot C1 \cdot A1) - (a \cdot C1 \cdot A2) - (M \cdot A2)) \cdot (T-25) - M.$$
 Eq.(7)

Equation (7) shows that the offset error M is corrected at 25°C, with the code "a" controlling the temperature drift compensation. For an Op-Amp **100** that has a drift characteristic of D Volts/°C, the cancellation factor –D may be expressed as:

$$-D = ((a \cdot C1 \cdot A1) - (a \cdot C1 \cdot A2) - (M \cdot A2))$$
 Eq.(8)

or

5

10

15

25

$$a = (D- M\cdot A2)/(C1\cdot (A2 - A1)).$$
 Eq.(9)

Therefore, the offset of Op-Amp 100 at 85°C may be measured and stored on a chip including the Op-Amp 100, offset DAC 2 and Drift DAC 101. At 25°C, the test can be repeated and both the offset at 25°C, i.e., M, and the drift per degree C, i.e., D, can be measured, where:

$$D = (M(85) - M(25))/(85-25).$$
 Eq.(10)

Once the values M and D are measured, then the codes "b" and "a" for simultaneously canceling the offset and drift, respectively, may be expressed as:

$$a = (D - M\cdot A2)/(C1\cdot (A2 - A1)),$$
 Eq.(11)

and

$$b = (a \cdot C1 + M)/C2.$$
 Eq.(12)

From Equation (9) it can be seen that resistors **R**₅ and **R**₅' are preferably not made of the same material, since they must have different drift characteristics.

The

Now, it was mentioned above that when the drift compensated compensating currents *ioffsetd+* and *ioffsetd-* are selected for optimum drift compensation and applied to Op-Amp **100**, a residual offset may remain, and

that in order to compensate for this residual offset, a further offset compensation may be provided, as shown in Figure 4, by dividing resistor R_1 into resistors R_3 and R_4 , and connecting a conventional, programmable current source 102 providing current *loff* to the node connecting resistors R_3 and R_4 . These resistors may be constructed of polysilicon, or any single type of resistor, as is the feedback resistor R_2 , which causes the gain factor to remain stable with temperature. The resulting compensation, for a gain-of-two, noninverting op-amp, can be expressed as:

Vout=2•Vin–R3•Ioff. Eq. (13)

10

15

20

25

5

Note also that the particular implementation of the drift DAC 101 shown in Figure 5 is exemplary only. This drift DAC may also be designed to have binary/unary/segmented, push/pull/push-pull fashions, and still be within the scope of the invention. Programmable drift DAC 101 may also use any known method of generating temperature dependent bias current. If the bias circuit of op-amp 100 (Figure 4) uses a temperature independent current generation based on a band-gap circuit, then a good choice for the drift DAC 101 bias current is PTAT (proportional to absolute temperature). On the other hand, if the bias circuit of op-amp 100 uses a PTAT current generator, the bias current for the drift-DAC is preferably band-gap based, that is, independent of the temperature. Both cases will generate programmable drift that changes linearly with temperature. If nonlinear drift generation is desired, a drift DAC with PTAT-squared current generation could also be used. Numerous designs for generating temperature independent, PTAT and PTATsquared currents are known in the art, and, for example, may be found in Voltage References: From Diodes to Precision High-Order Bandgap Circuits, by Gabriel Alfonso Rincon-Mora, IEEE, © September 28, 2001 (ISBN: 0471143367).

Note that the particular place in the circuit where the compensating currents are applied to a given amplifier is a matter of design choice within the

scope of those of ordinary skill in this art area. In fact, when applying the drift compensated compensating currents *ioffsetd+* and *ioffsetd-* to the amplifier circuit of Figure 2, it is considered preferred to apply those compensating currents to the differential input amplifier part, as shown in Figure 6, rather than to the folded cascade circuit part shown in Figure 2. The reason this is considered preferred is because by applying the drift compensated compensating currents as shown in Figure 6, it has been found that better drift compensation may be achieved.

5

10

15

20

25

Note that while the embodiment shown in Figure 4 provides differential compensation for a differential amplifier, the principles of the present invention are equally applicable to single-ended embodiments. In such embodiments only a single drift compensated compensating current need be generated, and applied at a single compensation node in the amplifier. In addition, while the compensation used in the embodiment shown in Figure 4 is current compensation, voltage compensation may be provided, as well. In such embodiments a suitable node or nodes where an amplified voltage signal appears would be selected for application of the compensating voltages.

A preferred embodiment of the method of the present invention can be set forth as follows, with reference now to Figure 7. Initially, the offset error, $\varepsilon 1$, of an amplifier requiring compensation is measured at one temperature, for example room temperature (25°C), T1 301. The value of this offset is encoded and stored in nonvolatile memory 302. The offset error, $\varepsilon 2$, is then measured at another temperature, for example a temperature higher than room temperature, T2 303. Then, the temperature drift, D, is calculated 304. Thus.

$$\epsilon 2 = \epsilon 1 + D \cdot (T2 - T1),$$
 Eq. (2)

where D is the temperature drift at T1 (e.g., 25°C), and is expressed in units of volts/degree. Then, the drift DAC **101** (Fig. **4**) input code *a*<7:0> that

cancels drift is calculated **305**, and the input code *b*<7:0> that cancels offset is calculated **306**. These codes are stored in nonvolatile memory **307**. Upon initiation of regular operation, these stored values are loaded into volatile memory for use in providing the actual compensation in accordance with the principles described above.

Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims.